REMARKS

This amendment is being made pursuant to 37 C.F.R. §1.312. Accordingly, all pending claims in the instant application have been allowed. (Notice of Allowance dated July 25, 2002) However, the issue fee has not yet been paid.

Applicants herein have made minor, non-substantive amendments to some of the claims in order to improve antecedence or clarity. To expedite the printing process, enclosed herein is a complete set of the pending claims, as amended herein, presented in clean form. No new matter has been added. Applicants respectfully request entry of the foregoing amendment.

Respectfully submitted,

Date: 0+24,2002

Rambus Inc. 4440 El Camino Real Los Altos CA 94022 Tel: 650-947-5336 Jose G. Moniz Reg No. 50,192

2

Yexsion of the Claims, As Amended Herein, Presented in Clean Form

1	1. A memory system comprising:
2	a memory controller having an interface that includes a plurality
3	of memory subsystem ports;
4	a first memory subsystem including:
5	a buffer device having a first port and a second port, and
6	a plurality of memory devices coupled to the buffer device
7	via the second port, wherein data is transferred between at least
8	one memory device of the plurality of memory devices and the
9	memory controller via the buffer device;
10	and
11	a plurality of point-to-point links, each point-to-point link of
12	the plurality of point-to-point links having a connection to a
13	respective memory subsystem port of the plurality of memory subsystem
14	ports, the plurality of point-to-point links including a first point-
15	to-point link to connect the first port to a first memory subsystem
16	port of the plurality of memory subsystem ports.

- 2. The memory system of claim 1 further including:
- a plurality of connectors, wherein each connector of the plurality
 of connectors is connected to a respective point-to-point link of the
 plurality of point-to-point links; and
- a plurality of memory subsystems, and wherein each memory subsystems includes:
- a buffer device having a first port and a second port,

 wherein the first port is coupled to a respective connector of the

 plurality of connectors; and
- a plurality of memory devices coupled to the buffer device

Page 4



- 11 via the second port.
- 1 3. The memory system of claim 2 further including a plurality
- 2 of substrates wherein each memory subsystem of the plurality of memory
- 3 subsystems is disposed on a respective substrate of the plurality of
- 4 substrates.
- 1 4. The memory system of claim 1 wherein the plurality of point-
- 2 to-point links, first memory subsystem, and memory controller are
- 3 disposed on a common substrate.
- 1 5. The memory system of claim 1 wherein the first memory
- 2 subsystem further includes a plurality of channels and a plurality of
- 3 memory device select lines connected between the plurality of memory
- 4 devices and the second port.
- 1 6. The memory system of claim 5 wherein each channel of the
- 2 plurality of channels includes a plurality of terminated signal lines.
- 7. The memory system of claim 1 wherein the buffer device of
- 2 the first memory subsystem further includes a clock alignment circuit
- 3 to generate an internal synchronizing clock signal having a
- 4 predetermined timing relationship with a reference clock signal.
- The memory system of claim 1 further including a plurality.
- 2 of sideband signals coupled between the plurality of memory devices of
- 3 the first memory subsystem and the memory controller.
- 9. The memory system of claim 1 further including a plurality
- 2 of sideband signals coupled between the buffer device and the memory
- 3 controller.
 - 10. A memory system comprising:



- 2 a controller device;
- a first buffer device having a first interface and a second
- 4 interface;
- 5 a second buffer device having a first interface and a second
- 6 interface:
- 7 a first point-to-point link having a first connection to the
- 8 controller device and a second connection to the first interface of the
- 9 first buffer device;
- 10 a first plurality of memory devices connected to the second
- 11 interface of the first buffer device;
- a second point-to-point link having a first connection to the
- 13 controller device and a second connection to the first interface of the
- 14 second buffer device; and
- 15 a second plurality of memory devices connected to the second
- 16 interface of the second buffer device.
- 1 11. The memory system of claim 10, wherein the first buffer
- 2 device and first plurality of memory devices are disposed on a first
- 3 substrate, and the second buffer device and second plurality of memory
- 4 devices are disposed on a second substrate.
- 1 12. The memory system of claim 11, further including:
- a first plurality of signal lines to connect the first plurality
- 3 of memory devices to the second interface of the first buffer device:
- a second plurality of signal lines to connect the second plurality
- of memory devices to the second interface of the second buffer device;
- a first plurality of termination elements connected to the first
- 7 plurality of signal lines; and
- 8 a second plurality of termination elements connected to the second
- 9 plurality of signal lines.



- 1 13. The memory system of claim 10, wherein the first buffer
- device further includes a third interface, the memory system further
- 3 including:
- a third buffer device having a first interface and a second
- 5 interface:
- a third point-to-point link having a first connection to the third
- 7 interface and a second connection to the first interface of the third
- 8 buffer device; and
- a third plurality of memory devices connected to the second
- 10 interface of the third buffer device.
- 1 14. The memory system of claim 10 further including a third
- 2 point-to-point link having a connection to the controller and a fourth
- 3 point-to-point link having a connection to the controller.
- 1 15. The memory system of claim 10 further including:
- a first channel to connect the first plurality of memory devices
- 3 to the second interface of the first buffer device;
- a second channel to connect the second plurality of memory devices
- 5 to the second interface of the second buffer device;
- a third channel connected to the second interface of the first
- 7 buffer device:
- a third plurality of memory devices electrically coupled to the
- 9 third channel;
- a fourth channel connected to the second interface of the second
- 11 buffer device; and
- a fourth plurality of memory devices electrically coupled to the
- 13 fourth channel.
 - 1 16. The memory system of claim 15 further including:



- a fifth and sixth channel connected to the second interface of the
- 3 first buffer device;
- a fifth plurality of memory devices electrically coupled to the
- 5 fifth channel; and
- a sixth plurality of memory devices electrically coupled to the
- 7 sixth channel.
- 1 17. The memory system of claim 10, further including at least
- 2 one termination element disposed on the first buffer device and
- 3 electrically connected to the first point-to-point link.
- 18. The memory system of claim 10 wherein the first and second
- 2 buffer devices each further include a clock alignment circuit to
- generate an internal synchronizing clock signal having a predetermined
- 4 timing relationship with a reference clock signal.
- 1 19. A memory system comprising:
- 2 a controller device;
- a first and second plurality of buffer devices, each buffer device.
- 4 of the first and second plurality of buffer devices having an interface
- 5 connected to a respective plurality of memory devices;
- 6 a first and second repeater device;
- a first point-to-point link having a first connection to the
- 8 controller device and a second connection to the first repeater device;
- 9 a second point-to-point link having a first connection to the
- 10 controller device and a second connection to the second repeater
- 11 device;
- a first plurality of repeater links, each repeater link having a
- 13 first connection to a respective buffer device of the first plurality
- 14 of buffer devices, and a second connection to the first repeater
- 15 device; and

- 7
- a second plurality of repeater links, each repeater link having a
- 17 first connection to a respective buffer device of the second plurality
- 18 of buffer devices and a second connection to the second repeater
- 19 device.
- 1 20. The memory system of claim 19, wherein each buffer device
- of the first and second plurality of buffer devices and corresponding
- 3 plurality of memory devices are each disposed on one of a plurality of
- 4 respective module substrates.
- 1 21. The memory system of claim 19 further including a third
- 2 point-to-point link having an end connected to the controller device
- 3 and a fourth point-to-point link having an end connected to the
- 4 controller device.
- 1 22. The memory system of claim 19 wherein each buffer device of
- 2 the first and second plurality of buffer devices each further include a
- 3 clock alignment circuit to generate an internal synchronizing clock
- 4 signal having a predetermined timing relationship with a reference
- 5 clock signal.
- 1 23. A memory system comprising:
- 2 a controller device having an interface;
- 3 a first connector, second connector, and third connector;
- 4 a first point-to point link having a first connection to the
- 5 interface and a second connection to the first connector;
- a second point-to-point link having a first connection to the
- 7 interface and a second connection to the second connector;
- 8 a third point-to-point link having a first connection to the
- 9 interface and a second connection to the third connector; and
- 10 a first memory subsystem including:

Page 9

- a buffer device connected to the first connector; and
- a plurality of memory devices connected to buffer device,
- wherein at least one memory device of the plurality of memory
- 14 devices transfer data to the controller device via the buffer
- 15 device.
- 1 24. The memory system of claim 23 wherein the second and third
- 2 connectors support coupling to respective second and third memory
- 3 subsystems.
- 1 25. The memory system of claim 1 further including a second
- 2 memory subsystem including:
- a buffer device having a first port and a second port, wherein
- 4 the first port is connected to a second point-to-point link of the
- 5 plurality of point-to-point links; and
- a plurality of memory devices coupled to the buffer device via
- 7 the second port.
- 26. The memory system of claim 1 wherein each memory device of
- 2 the plurality of memory devices included in the first memory subsystem
- 3 includes a dynamic random access memory cell array.
- 1 27. The memory system of claim 1 further including a module
- 2 substrate having a connector interface, wherein the first memory
- 3 subsystem is disposed on the module substrate, and the buffer device
- 4 is electrically connected to the connector interface, wherein the
- 5 buffer device transceives data, control and address signals between
- 6 the plurality of memory devices and the connector interface.
- 1 28. The memory system of claim 27 further including a
- 2 motherboard substrate having a socket which interfaces with the



- 3 connector interface, wherein the memory controller and the plurality
- 4 of point-to-point links are disposed on the motherboard substrate.
- 1 29. The memory system of claim 1 further including first
- 2 termination disposed on the buffer device and coupled to the first
- 3 point-to-point link, to terminate a first end of the point-to-point
- 4 link.
- 1 30. The memory system of claim 29 further including second
- 2 termination disposed on the memory controller and coupled to the first
- 3 point to point link, to terminate a second end of the point-to-point
- 4 link.
- 1 31. The memory system of claim 1 wherein the buffer device
- 2 communicates with the controller device over the first point-to-point
- 3 link by encoding symbols using a number of signal levels, wherein the
- 4 number of signal levels is greater than two.
- 1 32. The memory system of claim 1 wherein the buffer device
- 2 further includes a cache memory coupled to the first port, to store
- 3 data being provided from the memory controller to at least one memory
- 4 device of the plurality of memory devices.
- 1 33. The memory device of claim 1 wherein the buffer device
- 2 further includes a write buffer, coupled to the first port, to hold
- 3 data to be provided to at least one memory device of the plurality of
- 4 memory devices.
- 1 34. The memory system of claim 10 wherein each memory device of
- 2 the first plurality of memory devices includes a dynamic random access
- 3 memory cell array.



- 1 35. The memory system of claim 10 further including a module 2 substrate having a connector interface, wherein the first buffer
- 3 device is disposed on the module substrate, and the first buffer
- 4 device is electrically connected to the connector interface, and
- 5 wherein the first buffer device transceives data, control and address
- 6 information between the first plurality of memory devices and the
- 7 connector interface.
- 1 36. The memory system of claim 35 further including a
- 2 motherboard substrate having a socket which interfaces with the
- 3 connector interface, wherein the controller device and the first
- 4 point-to-point link are disposed on the motherboard substrate.
- 1 37. The memory system of claim 10 wherein the first buffer
 - device communicates with the controller device over the first point-
- 3 to-point link by encoding symbols using a number of signal levels,
- 4 wherein the number of signal levels is greater than two.
- The memory system of claim 10 wherein the first buffer
- 2 device further includes a cache memory, coupled to the first interface
- 3 of the first buffer device, to store data being provided from the
 - controller device to at least one memory device of the first plurality
- 5 of memory devices.
- 1 39. The memory device of claim 10 wherein the first buffer
- 2 device further includes a write buffer, coupled to the first interface
- 3 of the first buffer device, to hold data to be provided to at least
- 4 one memory device of the first plurality of memory devices.
- 1 40. The memory system of claim 19 wherein each buffer device of



- 2 the first and second plurality of buffer devices further includes a
- 3 cache memory to store data being provided from the controller device
- 4 to at least one memory device of the respective plurality of memory
- 5 devices.
- 1 41. The memory device of claim 19 wherein each buffer device of
- 2 the first and second plurality of buffer devices further includes a
- 3 write buffer to hold data to be provided to at least one memory device
- 4 of the respective plurality of memory devices.
- 1 42. The memory system of claim 23 wherein each memory device of
- 2 the plurality of memory devices included in the first memory subsystem
- 3 includes a dynamic random access memory cell array.
- 1 43. The memory system of claim 23 further including a module
- 2 substrate having a connector interface, wherein the first memory
- 3 subsystem is disposed on the module substrate, and the buffer device
- 4 is electrically connected to the connector interface, and wherein the
- 5 buffer device transceives data, control and address signals between
- 6 the plurality of memory devices and the connector interface.
- 1 44. The memory system of claim 43 wherein the first connector
- 2 is a socket which interfaces with the connector interface and wherein
- 3 the memory system further includes a motherboard substrate, wherein
- 4 the controller device, the socket, first, second and third point-to-
- 5 point links are disposed on the motherboard substrate.
- 1 45. The memory system of claim 23 further including first
- 2 termination disposed on the buffer device to terminate the second
- 3 connection of the first point-to-point link.



- 1 46. The memory system of claim 45 further including second
- 2 termination disposed on the controller device to terminate the first
- 3 connection of the first point-to-point link.
- 1 47. The memory system of claim 23 wherein the buffer device
- 2 communicates with the controller device over the first point-to-point
- 3 link by encoding symbols using a number of signal levels, wherein the
- 4 number of signal levels is greater than two.
- 1 48. The memory system of claim 23 wherein the buffer device
- 2 further includes a cache memory to store data being provided from the
- 3 controller device to at least one memory device of the plurality of
- 4 memory devices.
- 1 49. The memory device of claim wherein the buffer device
- 2 further includes a write buffer to hold data to be provided to at
- 3 least one memory device of the plurality of memory devices.



Exhibit B

Version of the Claims with Markings to Show Amendments made

- 6. The memory system of claim 5 wherein each channel of the plurality of channels includes a plurality of terminated signal lines.
- 9. The memory system of claim 1 further including a plurality of sideband signals coupled between the [plurality of] buffer device[s] and the memory controller.
- 39. The memory device of claim 10 wherein the first (and second) buffer device further includes a write buffer, coupled to the first interface of the first buffer device, to hold data to be provided to at least one memory device of the first plurality of memory devices.
- 45. The memory system of claim 23 further including first termination disposed on the buffer device to terminate [a first end] the second connection of the <u>first</u> point-to-point link.
- 46. The memory system of claim 45 further including second termination disposed on the controller device to terminate [a second end] the first connection of the first point-to-point link.